Client's ref.: TSMC2002-1396

Our ref: 0503-9808US/Final/王琮郭/Kevin

TITLE

METHOD FOR CAPPING OVER A COPPER LAYER

BACKGROUND OF THE INVENTION

Field of the Invention

5

15

20

25

The present invention relates in general to the use of copper in semiconductor devices. More particularly, it relates to a method for capping over a copper layer to reduce copper hillock formation and improve adhesion of a capping layer to an underlying copper layer.

10 Description of the Related Art:

In the fabrication of semiconductor devices, integrated utilize multilevel wiring structures circuits for devices interconnecting regions within and for interconnecting one or more devices within the integrated Conventionally, formation of such structures circuits. provides, first, lower level wiring lines and then a second level wiring line in contact with the first wiring lines.

Aluminum and aluminum alloys are traditional metal interconnect materials. While such materials have been used as metal interconnects, concern exists as to whether aluminum will meet the demands required by circuit density and higher semiconductor device speeds. Because of these concerns, other materials have been researched for use as interconnects in integrated circuits.

Since copper has a lower resistivity and reduced susceptibility to electromigration failure compared to traditional aluminum or aluminum alloys, it is widely

10

15

20

25

applied to multilevel interconnects in semiconductor devices.

A problem with the use of copper as an interconnect is that it easily diffuses into surrounding dielectric materials, especially silicon dioxide. to inhibit the diffusion, copper interconnects are often An insulating layer, such as silicon nitride, is capped. typically used as a capping layer to cap the top surface of copper interconnects. In general, silicon nitride is formed by plasma enhanced chemical vapor deposition (PECVD). However, in using a silicon nitride cap for interconnects, conventional PECVD silicon nitride creates reliability problems. For example, silicon nitride films deposited by PECVD have poor adhesion to copper surfaces. Therefore, when subsequent dielectric layers are deposited onto the silicon nitride film, stress produced therein causes the nitride film to peel from the copper surface and creating a path for copper to diffuse outward and moisture or other contaminants to diffuse inward.

In addition, copper is easily oxidized when exposed to air or oxygen ambient lower than 200°C, thus copper oxide is formed thereon. When a heat treatment, such as annealing, is performed on the copper for subsequent processes, the copper and the overlying copper oxide expand due to heating, but different thermal expansion coefficients of both induce compressive stress at the interface therebetween. In order to release the stress, copper hillocks form on the copper surface, possibly resulting in shorts between neighboring copper interconnects.

10

15

20

25

It has been suggested to use a copper silicide film on copper interconnects to improve the interface adhesion of copper to silicon nitride. In U.S. Pat. No. 6,303,505, the adhesion problem of capping a silicon nitride layer to a copper interconnect is addressed by treating the exposed copper surface with hydrogen plasma and then reacting the treated surface with silane or dichlorosilane to form a copper silicide layer thereon. Moreover, in U.S. Pat. No. adhesion problems are addressed by similar 6,492,266, method, but ammonia plasma is used. In addition, in U.S. Pat. No. 6,518,167, a metal or metal nitride layer is formed from reaction between a metal organic gas or metal/metal nitride precursor and the copper layer to serve as an adhesion layer between the copper layer and an overlying silicon nitride capping layer.

However, copper silicide exhibits a relatively high resistivity, increasing the resistance of copper interconnects. In addition, neither the copper silicide layer nor metal nitride layer has a suitable thermal coefficient to the underlying copper layer, causing copper hillock growth or formation after heat treatment.

SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is to provide a novel method for capping over a copper layer, which uses two-step plasma treatment to suppress copper hillock formation and enhance adhesion of the copper layer to an overlying capping layer, thereby increasing reliability of the capped copper layer.

5

10

15

20

25

30

According to the object of the invention, a method for capping over a copper layer is provided. First, a copper layer is formed overlying a substrate. Next, a first plasma treatment is performed on a surface of the copper layer. Subsequently, a second plasma treatment is performed on the surface of the copper layer. Finally, the copper layer is capped with an insulating layer.

The first plasma treatment is performed using hydrogen as a reacting gas at about 300 to 500°C, for about 5 to 15 seconds, at a pressure of about 3 to 6 Torr.

The second plasma treatment is performed using ammonia as a reacting gas at about 300 to 500°C, for about 5 to 20 seconds, at a pressure of about 2 to 4 Torr. Moreover, the reacting gas further comprises nitrogen.

Moreover, the insulating layer can be a silicon nitride (SiN) layer, a silicon carbide (SiC) layer, a silicon carbonitride (SiCN) layer, or a silicon oxycarbide (SiCO) layer.

Another aspect of the invention provides a method for forming a copper interconnect. First, a substrate covered by a dielectric layer is provided. Next, the dielectric layer is etched to form an opening therein. Thereafter, the opening is filled with a copper layer to serve as the copper interconnect. Next, a surface of the copper layer is treated with hydrogen-containing plasma. Subsequently, the surface of the copper layer is treated with nitrogen-containing plasma. Finally, a capping layer is formed on the dielectric layer and the copper layer.

The surface of the copper layer is treated with hydrogen-containing plasma at: a temperature of about 300 to

5

10

15

20

25

500°C; a period of time of about 5seconds to 15seconds; and at a pressure of about 3 to 6 Torr.

The surface of the copper layer is treated with nitrogen-containing plasma at about 300 to 500°C, for about 5 to 20 seconds, at pressure of about 2 to 4 Torr. Moreover, the reacting gas further comprises nitrogen.

Moreover, the capping layer can be a silicon nitride layer, a silicon carbide layer, a silicon carbonitride layer, or a silicon oxycarbide layer.

DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.

FIGS. 1a to 1c are cross-sections showing a method for capping over a copper layer for semiconductor device fabrication according to the invention.

FIGS. 2a to 2e are cross-sections showing a method for forming a copper interconnect for semiconductor device fabrication according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

FIGS. 1a to 1c are cross-sections showing a method for capping over a copper layer for semiconductor device fabrication. First, in FIG. 1a, a substrate 100, such as a silicon substrate or other semiconductor substrate, is provided. The substrate 100 may contain a variety of elements, including, for example, transistors, resistors, and other semiconductor elements as are well known in the

5

10

15

20

25

30

art. The substrate 100 may also contain other insulating layers or metal interconnect layers. In order to simplify the diagram, a flat substrate is depicted.

Next, a copper layer 102 is formed overlying the substrate 100. The copper layer 102 may be applied by such techniques as chemical vapor deposition (CVD), sputtering, evaporation, electrochemical plating (ECP) and the like.

However, the copper layer 102 is easily oxidized when exposed to air or oxygen ambient lower than 200°C, thus a thin copper oxide layer 103 is formed thereon. When a heat treatment, such as annealing, is performed on the copper layer 102 for subsequent processes, the copper layer 102 and the copper oxide layer 103 expand due to heating, but have a different thermal expansion coefficient, inducing compressive stress at the interface therebetween. Copper hillocks (not shown) form to release the stress and may result in shorts between neighboring copper layers.

order suppress copper hillock growth to formation, the thin copper oxide layer 103 must be removed. Accordingly, a plasma treatment 104 is performed on a surface of the copper layer 102 to remove the overlying copper oxide layer 103. In the invention, the plasma treatment 104 is performed using hydrogen (H2) as a reacting gas, at a flow rate of about 300 to 600 sccm. Moreover, the treatment 104 with hydrogen-containing plasma is performed at an RF power of about 150 to 300 watts, at about 300 to 500°C, at a pressure of about 3 to 6 Torr, for about 5 to 15, and preferably 10, seconds.

Although removing the copper oxide layer 103 can avoid copper hillock formation, adhesion of the copper layer 102

5

10

20

25

30

to an overlying capping layer formed in subsequent process for copper diffusion prevention is still very poor. result, the capping layer peels from the copper layer 102, causing a path for copper to diffuse outward and moisture or Accordingly, after other contaminants to diffuse inward. the copper oxide layer 103 overlying the copper layer 102 is removed, another plasma treatment 106 is performed on the treated surface of the copper layer 102 again, as shown in FIG. 1b.

In the invention, the plasma treatment 106 is performed using ammonia (NH_3) as a reacting gas, at a flow rate of In addition, the reacting gas can about 50 to 100 sccm. optionally have nitrogen (N2) added at a flow rate of about Moreover, the treatment 106 with 2000 to 4000 sccm. nitrogen-containing plasma is performed at an RF power of 15 about 150 to 300 watts, at about 300 to 500°C, at a pressure of about 2 to 4 Torr, for about 5 to 20, and preferably 10 seconds.

Finally, in FIG. 1c, a capping layer 108 is formed on the copper layer 102 to prevent copper diffusion and serve as a protective layer for subsequent deposition and etching. Here, the capping layer 108 can be a silicon nitride (SiN) layer, a silicon carbide (SiC) layer, a silicon carbonitride (SiCN) layer, or a silicon oxycarbide (SiCO) layer formed by Since Cu-N bonding conventional deposition, such as CVD. (not shown) is formed on the surface of the copper layer 102 after nitrogen-containing plasma treatment 106, adhesion of the copper layer 102 to the overlying capping layer 108 can be effectively improved, thereby preventing current leakage and copper diffusion.

5

10

15

20

25

30

FIGS. 2a to 2e are cross-sections showing a method for forming a copper interconnect for semiconductor device fabrication. First, in FIG. 2a, a substrate 200, such as a silicon substrate or other semiconductor substrate, is provided. Also, the substrate 200 may contain a variety of elements, including, for example, transistors, resistors, and other semiconductor elements as are well known in the art. The substrate 200 may also contain other insulating layers or metal wiring layers. In order to simplify the diagram, a flat substrate is depicted.

Next, a dielectric layer 202 is deposited overlying the In the invention, the dielectric layer 202 substrate 200. serves as an ILD layer or an IMD layer. For example, the dielectric layer 202 may be silicon dioxide, PSG, BPSG, or low-k material, such as FSG. Moreover, the dielectric layer 202 can be formed by conventional deposition, such as PECVD, LPCVD, APCVD, HDPCVD or other suitable CVD. In addition, an optionally can be (not shown) anti-reflective layer deposited overlying the dielectric layer 202. The antireflective layer may be SiON formed by CVD using, for example, SiH_4 , O_2 , and N_2 as process gases.

Thereafter, lithography and etching, such as RIE, are successively performed on the dielectric layer 202 to form openings 203 and 204 therein. The openings 203 and 204 can be a single or dual damascene opening. In the invention, for example, the opening 203 is a single damascene opening and the opening 204 is a dual damascene opening.

Next, in FIG. 2b, a copper layer 202 is formed overlying the dielectric layer 202 and fills in the openings 203 and 204. The copper layer 206 may be applied by such

4.

5

10

15

20

25

30

techniques as CVD, sputtering, evaporation, ECD and the like.

Next, in FIG. 2c, the excess copper layer 206 on the dielectric layer 202 is removed by an etch back process or polishing, such as chemical mechanic polishing (CMP). remaining copper layer 208 in the opening 203 and the remaining copper layer 210 in the opening 210 serve as interconnects for the semiconductor device. However, the remaining copper layers 208 and 210 are easily oxidized when exposed to oxygen ambient lower than 200°C or react with slurry during CMP, such that thin copper oxide layers 209 and 211 are respectively formed on the remaining copper layers 208 and 210. When a heat treatment, such as annealing, is performed for subsequent processes, copper hillocks (not shown) form and may result in shorts between copper interconnects 208 and 210.

order to suppress copper hillock growth formation, the thin copper oxide layers 209 and 211 must be Therefore, a plasma treatment 212 is performed on a surface of the copper layers 208 and 210 to remove the oxide layers 209 and 211. overlying copper invention, the plasma treatment 212 is performed using H_2 as a reacting gas, at a flow rate of about 300 to 600 sccm. Moreover, the treatment 212 with hydrogen-containing plasma is performed at an RF power of about 150 to 300 watts, at about 300 to 500°C, at a pressure of about 3 to 6 Torr, for about 5 to 15, and preferably 10, seconds.

Copper oxide layers 209 and 211 are also removed to avoid copper hillock formation, however, adhesion of the copper layers 208 and 210 to an overlying capping layer

5

20

25

30

formed in subsequent process for copper diffusion prevention is still very poor. As a result, the capping layer peels from the copper layers 208 and 210, causing a path for copper to diffuse outward and moisture or other contaminants to diffuse inward. Accordingly, after removing the copper oxide layers 209 and 211 overlying the copper layers 208 and 210, another plasma treatment 214 is performed on the treated surface of the copper layers 208 and 210 again, as shown in FIG. 2d.

In the invention, the plasma treatment 214 is performed using NH₃ as a reacting gas, at a flow rate of about 50 to 100 sccm. In addition, the reacting gas can optionally have N₂ added at a flow rate of about 2000 to 4000 sccm. Moreover, the treatment 214 with nitrogen-containing plasma is performed at an RF power of about 150 to 300 watts, at about 300 to 500°C, at a pressure of about 2 to 4 Torr, for about 5 to 20, and preferably 10, seconds.

Finally, in FIG. 2e, a capping layer 216 is formed on the dielectric layer 202 and on the copper layers 208 and 210 to prevent copper diffusion and serve as a protective layer for subsequent deposition and etching. Here, the capping layer 216 can be a silicon nitride layer, a silicon carbide layer, a silicon carbonitride layer, or a silicon oxycarbide layer formed by conventional deposition, such as CVD. As mentioned above, since Cu-N bonding (not shown) is formed on the surface of the copper layers 208 and 210 after nitrogen-containing plasma treatment 214, adhesion of the copper layers 208 and 210 to the overlying capping layer 216 can be effectively improved to prevent current leakage and copper diffusion.

10

15

According to the invention, copper hillock growth or formation can be prevented by surface treatment with hydrogen-containing plasma to improve the quality of the interface between the capping layer and the copper layer. Moreover, adhesion of the copper layer to the capping layer can be enhanced by surface treatment with nitrogencontaining plasma, thereby improving electromigration reliability and semiconductor device performance.

While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.